

January 2001 Revised August 2001

# 74LVT32244 • 74LVTH32244 Low Voltage 32-Bit Buffer/Line Driver with 3-STATE Outputs (Preliminary)

## **General Description**

The LVT32244 and LVTH32244 contain thirty-two non-inverting buffers with 3-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus oriented transmitter/receiver. The device is nibble controlled. Individual 3-STATE control inputs can be shorted together for 8-bit, 16-bit, or 32-bit operation.

The LVTH32244 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.

These buffers and line drivers are designed for low-voltage (3.3V)  $V_{CC}$  applications, but with the capability to provide a TTL interface to a 5V environment. The LVT32244 and LVTH32244 are fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining a low power dissipation

### **Features**

- $\blacksquare$  Input and output interface capability to systems at 5V  $V_{CC}$
- Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs (74LVTH32244), also available without bushold feature (74LVT32244).
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- Outputs source/sink -32 mA/+64 mA
- ESD performance:

Human-body model > 2000V Machine model > 200V

Charged-device model > 1000V


■ Packaged in plastic Fine-Pitch Ball Grid Array (FBGA) (Preliminary)

## **Ordering Code:**


Order Number	Package Number	Package Description
74LVT32244GX (Note 1)		96-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [Tape and Reel]
74LVTH32244GX (Note 1)		96-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [Tape and Reel]

Note 1: BGA package available in Tape and Reel only.

### **Logic Symbol**



# **Connection Diagram**



(Top Thru View)

## **Pin Descriptions**

Pin Names	Description
<del>OE</del> <sub>n</sub>	Output Enable Input (Active LOW)
I <sub>0</sub> -I <sub>31</sub>	Inputs
O <sub>0</sub> -O <sub>31</sub>	Outputs

# **Pin Assignments for FBGA**

	1	2	3	4	5	6
Α	O <sub>1</sub>	O <sub>0</sub>	ŌE <sub>1</sub>	OE <sub>2</sub>	I <sub>0</sub>	I <sub>1</sub>
В	O <sub>3</sub>	02	GND	GND	l <sub>2</sub>	l <sub>3</sub>
С	O <sub>5</sub>	04	V <sub>CC1</sub>	V <sub>CC1</sub>	I <sub>4</sub>	I <sub>5</sub>
D	O <sub>7</sub>	O <sub>6</sub>	GND	GND	I <sub>6</sub>	l <sub>7</sub>
E	O <sub>9</sub>	O <sub>8</sub>	GND	GND	I <sub>8</sub>	I <sub>9</sub>
F	O <sub>11</sub>	O <sub>10</sub>	V <sub>CC1</sub>	V <sub>CC1</sub>	I <sub>10</sub>	I <sub>11</sub>
G	O <sub>13</sub>	O <sub>12</sub>	GND	GND	I <sub>12</sub>	I <sub>13</sub>
Н	O <sub>14</sub>	O <sub>15</sub>	ŌE <sub>4</sub>	ŌE <sub>3</sub>	I <sub>15</sub>	I <sub>14</sub>
J	O <sub>17</sub>	O <sub>16</sub>	ŌE <sub>5</sub>	ŌE <sub>6</sub>	I <sub>16</sub>	I <sub>17</sub>
K	O <sub>19</sub>	O <sub>18</sub>	GND	GND	I <sub>18</sub>	I <sub>19</sub>
L	O <sub>21</sub>	O <sub>20</sub>	$V_{CC2}$	$V_{CC2}$	I <sub>20</sub>	l <sub>21</sub>
M	O <sub>23</sub>	O <sub>22</sub>	GND	GND	l <sub>22</sub>	l <sub>23</sub>
N	O <sub>25</sub>	O <sub>24</sub>	GND	GND	I <sub>24</sub>	l <sub>25</sub>
Р	O <sub>27</sub>	O <sub>26</sub>	$V_{CC2}$	$V_{CC2}$	I <sub>26</sub>	l <sub>27</sub>
R	O <sub>29</sub>	O <sub>28</sub>	GND	GND	I <sub>28</sub>	l <sub>29</sub>
T	O <sub>30</sub>	O <sub>31</sub>	OE <sub>8</sub>	ŌE <sub>7</sub>	I <sub>31</sub>	I <sub>30</sub>

## **Truth Tables**

Inputs		Outputs	
OE <sub>1</sub>	l <sub>0</sub> -l <sub>3</sub>	O <sub>0</sub> -O <sub>3</sub>	
L	L	L	
L	н	Н	
Н	Х	Z	

Inp	uts	Outputs
OE <sub>2</sub>	I <sub>4</sub> -I <sub>7</sub>	O <sub>4</sub> -O <sub>7</sub>
L	L	L
L	Н	Н
Н	Χ	Z

Inp	outs	Outputs
OE <sub>3</sub>	I <sub>8</sub> -I <sub>11</sub>	O <sub>8</sub> -O <sub>11</sub>
L	L	L
L	Н	Н
Н	X	Z

Inputs		Outputs	
OE <sub>4</sub> I <sub>12</sub> -I <sub>15</sub>		O <sub>12</sub> -O <sub>15</sub>	
L	L	L	
L	Н	Н	
Н	X	Z	

Inputs		Outputs	
OE <sub>5</sub>	I <sub>16</sub> -I <sub>19</sub>	O <sub>16</sub> -O <sub>19</sub>	
L	L	L	
L	Н	Н	
Н	X	Z	

Inputs		Outputs	
OE <sub>6</sub>	l <sub>20</sub> -l <sub>23</sub>	O <sub>20</sub> -O <sub>23</sub>	
L	L	L	
L	Н	Н	
Н	X	Z	

Inj	outs	Outputs
OE <sub>7</sub>	l <sub>24</sub> -l <sub>27</sub>	O <sub>24</sub> -O <sub>27</sub>
L	L	L
L	Н	Н
Н	X	Z

Inp	outs	Outputs
OE <sub>8</sub>	l <sub>28</sub> -l <sub>31</sub>	O <sub>28</sub> -O <sub>31</sub>
L	L	L
L	Н	Н
Н	X	Z


H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial (HIGH or LOW, inputs may not float)
Z = High Impedance


## **Functional Description**

The 74LVT32244 and 74LVTH32244 contain thirty-two non-inverting buffers with 3-STATE outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of the other. The control pins can be shorted together to obtain full 32-bit operation. The

3-STATE outputs are controlled by an Output Enable  $(\overline{OE}_n)$  input. When  $\overline{OE}_n$  is LOW, the outputs are in the 2-state mode. When  $\overline{OE}_n$  is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the inputs.

# **Logic Diagrams**





 $V_{\text{CC1}}$  is associated with Bytes 1 and 2.

 $V_{\text{CC2}}$  is associated with Bytes 3 and 4.

Note: Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### Absolute Maximum Ratings(Note 2) Symbol Parameter Value Conditions Units -0.5 to +4.6 Supply Voltage $V_{CC}$ -0.5 to +7.0 ٧ $V_{I}$ DC Input Voltage Vo Output Voltage -0.5 to +7.0 Output in 3-STATE ٧ -0.5 to +7.0 Output in High or Low State (Note 3) DC Input Diode Current -50 $V_I < GND$ mΑ DC Output Diode Current -50 $V_O < GND$ mΑ DC Output Current V<sub>O</sub> > V<sub>CC</sub> Output at HIGH State 64 $\mathsf{m}\mathsf{A}$ 128 Output at LOW State $V_O > V_{CC}$ DC Supply Current per Supply Pin ±64 mΑ $\mathsf{I}_\mathsf{CC}$ DC Ground Current per Ground Pin ±128 mΑ $I_{GND}$ Storage Temperature -65 to +150 °C $T_{STG}$

# **Recommended Operating Conditions**

Symbol	Parameter	Min	Max	Units
V <sub>CC</sub>	Supply Voltage	2.7	3.6	V
VI	Input Voltage	0	5.5	V
ОН	High-Level Output Current		-32	mA
OL	Low-Level Output Current		64	mA
Γ <sub>A</sub>	Free Air Operating Temperature	-40	+85	°C
Δt/ΔV	Input Edge Rate, V <sub>IN</sub> = 0.8V–2.0V, V <sub>CC</sub> = 3.0V	0	10	ns/V

Note 2: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied.

Note 3: I<sub>O</sub> Absolute Maximum Rating must be observed.

### **DC Electrical Characteristics**

Symbol	Parameter		V <sub>CC</sub>	T <sub>A</sub> = -40°C to +85°C  Min Max		Units	Conditions	
Зуньон	Falalli	Farameter				Ullits		
V <sub>IK</sub>	Input Clamp Diode Voltage		2.7		-1.2	V	I <sub>I</sub> = -18 mA	
V <sub>IH</sub>	Input HIGH Voltage		2.7-3.6	2.0		V	$V_0 \le 0.1 V$ or	
V <sub>IL</sub>	Input LOW Voltage		2.7-3.6		0.8	V	$V_O \ge V_{CC} - 0.1V$	
V <sub>OH</sub>	Output HIGH Voltage		2.7-3.6	V <sub>CC</sub> - 0.2			$I_{OH} = -100  \mu A$	
				2.4		٧	$I_{OH} = -8 \text{ mA}$	
			3.0	2.0			$I_{OH} = -32 \text{ mA}$	
V <sub>OL</sub>	Output LOW Voltage		2.7		0.2		I <sub>OL</sub> = 100 μA	
					0.5		I <sub>OL</sub> = 24 mA	
					0.4	V	I <sub>OL</sub> = 16 mA	
					0.5	1	I <sub>OL</sub> = 32 mA	
			3.0		0.55		I <sub>OL</sub> = 64 mA	
I <sub>I(HOLD)</sub>	Bushold Input Minimur	Bushold Input Minimum Drive		75		μА	$V_{I} = 0.8V$	
(Note 4)				-75			V <sub>I</sub> = 2.0V	
I <sub>I(OD)</sub>	Bushold Input Over-Drive Current to Change State		3.0	500		μΑ	(Note 5)	
(Note 4)				-500			(Note 6)	
II	Input Current		3.6		10		V <sub>I</sub> = 5.5V	
		Control Pins	3.6		±1	μА	V <sub>I</sub> = 0V or V <sub>CC</sub>	
		Data Pins	3.6		-5	- μΛ	$V_I = 0V$	
		Data Filis			1		$V_I = V_{CC}$	
l <sub>OFF</sub>	Power Off Leakage Cu	rrent	0		±100	μА	$0V \le V_I \text{ or } V_O \le 5.5V$	
I <sub>PU/PD</sub>	Power Up/Down		0 – 1.5V		±100	μА	V <sub>O</sub> = 0.5V to 3.0V	
	3-STATE Current	3-STATE Current			±100		$V_I = GND \text{ or } V_{CC}$	
l <sub>OZL</sub>	3-STATE Output Leakage Current		3.6		-5	μА	V <sub>O</sub> = 0.5V	
l <sub>ozh</sub>	3-STATE Output Leakage Current		3.6		5	μА	V <sub>O</sub> = 3.0V	
I <sub>OZH</sub> +	3-STATE Output Leaka	age Current	3.6		10	μА	V <sub>CC</sub> < V <sub>O</sub> ≤ 5.5V	

## DC Electrical Characteristics (Continued)

Symbol	Parameter		$V_{CC}$ $T_A = -40^{\circ}C \text{ to } +6$		C to +85°C	Units	Conditions	
Cyllibol			(V)	Min	Max	Oillita	Conditions	
I <sub>CCH</sub>	Power Supply Current	V <sub>CC1</sub> or V <sub>CC2</sub>	3.6		0.19	mA	Outputs High	
I <sub>CCL</sub>	Power Supply Current	V <sub>CC1</sub> or V <sub>CC2</sub>	3.6		5.0	mA	Outputs Low	
I <sub>CCZ</sub>	Power Supply Current	V <sub>CC1</sub> or V <sub>CC2</sub>	3.6		0.19	mA	Outputs Disabled	
I <sub>CCZ</sub> +	Power Supply Current	V <sub>CC1</sub> or V <sub>CC2</sub>	3.6		0.19	mA	$V_{CC} \le V_O \le 5.5V$ ,	
							Outputs Disabled	
$\Delta I_{CC}$	Increase in Power Supply Current		3.6		0.2	mA	One Input at V <sub>CC</sub> – 0.6V	
	(Note 7)	$V_{CC1}$ or $V_{CC2}$					Other Inputs at $V_{\rm CC}$ or GND	

Note 4: Applies to bushold versions only (LVTH32244).

Note 5: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 6: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 7: This is the increase in supply current for each input that is at the specified voltage level rather than  $V_{CC}$  or GND.

# **Dynamic Switching Characteristics** (Note 8)

Symbol	Parameter	V <sub>CC</sub>	T <sub>A</sub> = 25°C			Units	Conditions	
Oymboi	i arameter	(V)	Min Typ Max		Max	Oilles	$C_L = 50$ pF, $R_L = 500\Omega$	
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	3.3		0.8		V	(Note 9)	
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	3.3		-0.8		V	(Note 9)	

Note 8: Characterized in SSOP package. Guaranteed parameter, but not tested.

Note 9: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.

### **AC Electrical Characteristics**


Symbol						
	Parameter		Units			
	i didinotei	$V_{CC} = 3.3V \pm 0.3V$		V <sub>CC</sub> = 2.7V		011110
		Min	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay Data to Output	1.2	3.5	1.2	3.9	ns
t <sub>PHL</sub>		1.2	3.5	1.2	3.9	113
t <sub>PZH</sub>	Output Enable Time	1.2	4.0	1.2	5.0	ns
t <sub>PZL</sub>		1.2	5.0	1.2	6.5	113
t <sub>PHZ</sub>	Output Disable Time	2.0	4.7	2.0	5.2	ns
t <sub>PLZ</sub>		1.5	4.2	1.5	4.4	115

# Capacitance (Note 10)

Symbol Parameter		Conditions	Typical	Units	
C <sub>IN</sub>	Input Capacitance	$V_{CC} = 0V$ , $V_I = 0V$ or $V_{CC}$	4	pF	
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.0 \text{V}, V_{O} = 0 \text{V or } V_{CC}$	8	pF	

Note 10: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.

## Physical Dimensions inches (millimeters) unless otherwise noted



### NOTES:

- A. THIS PACKAGE CONFORMS TO JEDEC M0-205
- B. ALL DIMENSIONS IN MILLIMETERS
- C. LAND PATTERN RECOMMENDATION: NSMD (Non Solder Mask Defined)
  .35MM DIA PADS WITH A SOLDERMASK OPENING OF .45MM CONCENTRIC TO PADS
  D. DRAWING CONFORMS TO ASME Y14.5M-1994

BGA96ArevE

96-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Package Number BGA96A **Preliminary** 

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com